Circuit Design of PCI Express Retry Mechanisms

نویسندگان

  • BING LI
  • YAN DING
  • YONG LIU
چکیده

TLP retry mechanism is an effective measure of PCI Express to ensure data reliable transmissions. The paper theoretically analyzes reasons for retransmission, operating rules of retransmission and factors affecting the size of retry buffer. On this basis, proposes a circuit structure of implementing TLP retry mechanisms, describing the implementation process of retry management, and conducts functional verification based on VMM verification platform, using VCS simulation tool. Verification results show that this method not only implements the function of the retry mechanisms, but also guarantee data transmission normally and orderly. What’s more, it would save the storage space of retry buffer and improve the efficiency of the link transmission. Key-Words: PCI Express, TLP retry mechanism, Retry buffer, VMM.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Usb Latency Requirements and the Effect of Video Adapter Pci Retry Condition on Maintaining Usb

USB LATENCY REQUIREMENTS AND THE EFFECT OF VIDEO ADAPTER PCI RETRY CONDITION ON MAINTAINING USB STREAMING PIPELINES

متن کامل

Latency-Insensitive Design: Retry Relay-Station and Fusion Shell

This paper introduces a new variant implementation of Latency-Insensitive Design elements. It optimizes area footprint of so-called Shell-Wrappers being partially fused with their input Relay-Stations. The modi ed Relay-Station is called a Retry Relay-Station. We show correctness of this implementation and provide comparative results between a regular implementation and our new one on both FPGA...

متن کامل

Agilent Utilizing TDR and VNA Data to Develop 4-port Frequency Dependent Models for Simulation

Frequency dependent effects are becoming more prominent with the increasing data rates of digital systems. Differential circuit topology is proliferating throughout design laboratories with the goal of enhancing the data carrying capable of the physical layer. Simple impedance and delay measurements of copper transmission lines on backplanes are not sufficient to ensure accurate analysis of gig...

متن کامل

A 5-Gbps USB3.0 transmitter and receiver linear equalizer

A USB3.0 compatible transmitter and the linear equalizer of the corresponding receiver are presented in this paper. The architecture and circuit design techniques used to meet the strict requirements of the overall link design are explored. Output voltage amplitude and de-emphasis levels are programmable, whereas the output impedance is calibrated to 50Ω. A programmable receiver equalizer is al...

متن کامل

Euro DesignCon 2004

This paper will start with an introduction into PCI Express architecture. It will highlight what the pre-requisites for testing PCI Express are and what test strategies have to be followed for testing this type of device efficiently. Besides the raw speed support and the adaptation to embedded clock interface specifics, emphasis will be put on the protocol induced difficulties for high volume t...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2014